Features

- Supports Serial Data Rates Up to 10.7Gbps
- 10Gbps/10.7Gbps Serial to 622Mbps/667Mbps Parallel Conversion
- Single +3.3V Supply
- 900mW Operating Power
- CML Serial Clock and Data Inputs
- LVDS Parallel Clock and Data Outputs
- ♦ -40°C to +85°C Operating Temperature

General Description

The MAX3950 deserializer is ideal for converting 10Gbps serial data to 16-bit wide, 622Mbps parallel data in SDH/SONET and DWDM applications. Operating from a single +3.3V supply, this device accepts CML serial clock and data inputs, and delivers low-voltage differential-signal (LVDS) clock and data outputs for interfacing with high-speed digital circuitry.


The MAX3950 is available in the extended temperature range (-40°C to +85°C) in a 68-pin QFN package. The typical power dissipation is 900mW.

Applications SONET/OC-192 SDH/STM-64 Transmission Systems Add/Drop Multiplexers Broadband Digital Cross-Connects

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE		
MAX3950EGK	-40°C to +85°C	68 QFN		

Pin Configuration appears at the end of data sheet.



_ Maxim Integrated Products 1

For price, delivery, and to place orders, please contact Maxim Distribution at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Positive Supply Voltage (V_{CC})....-0.5V to +5.0V CML Input Voltage Level.....(V_{CC} - 0.8V) to (V_{CC} + 0.5V) LVDS Output Voltage Level....-0.5V to (V_{CC} + 0.5V) Continuous Power Dissipation (T_A = +85°C) 68-Pin QFN (derate 43.5mW/°C above +85°C).......2800mW

Operating Temperature Range	40°C to +85°C
Storage Temperature Range	55°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = +3.0V to +3.6V, differential loads = 100 Ω ±1%, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Supply Current	Icc			270	350	mA
CML INPUTS (SD \pm , SCLK \pm)						
Differential Input Voltage Swing	VID		400		1200	mVp-p
Single-Ended Input Voltage Range	VIS	Figure 1	V _{CC} - 0.6		V _{CC} + 0.3	V
Input Termination to V _{CC}	R _{IN}		42.5	50	57.5	Ω
LVDS OUTPUT SPECIFICATION	(PD[15.0] ±,	PCLK±)				
Output High Voltage	V _{OH}				1.375	V
Output Low Voltage	Vol		1.025			V
Differential Output Voltage	IVod	Figure 2	150		250	mV
Change in Magnitude of Differential Output for Complementary States	Δ V _{OD}				25	mV
Offset Output Voltage			1.15		1.25	V
Change in Magnitude of Output Offset Voltage for Complementary States	∆ V _{OS}				25	mV
Differential Output Impedance			80		120	Ω
Output Ourropt		Short together			12	mA
Output Current		Short to ground			24	

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +3.6V, \text{ differential loads} = 100\Omega \pm 1\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3.3V, T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Serial Input Data Rate				10		Gbps
Serial Data Setup Time	ts∪		25			ps
Serial Data Hold Time	tн		25			ps
Parallel Output Data Rate				622		Mbps
Parallel Output Clock Frequency				622		MHz
Parallel Clock to Q Delay	tCLK-Q	(Note 2)	-200		200	ps
LVDS Output Rise/Fall Time		(20% to 80%)			300	ps
LVDS Differential Skew	tSKEW1	Any differential pair			65	ps
LVDS Channel-to-Channel Skew	tskew2	PD[150]±		200		ps
		$100 \text{kHz} \le \text{f} \le 5 \text{GHz}$		17		
Input Return Loss	S ₁₁	5GHz ≤ f ≤ 10GHz		14		dB
		$10GHz \le f \le 15GHz$		11		

Note 1: AC specifications are guaranteed by design and characterization.

Note 2: Relative to the falling edge of PCLK+. See Figure 3.




Figure 1. Input Amplitude




Figure 2. Driver Output Levels





Figure 3. Timing Parameters



Typical Operating Characteristics

PIN	NAME	FUNCTION	
1, 2, 5, 13, 16, 17, 18, 26, 33–36, 42, 51, 52, 53, 60, 68	GND	Ground	
6, 9, 12, 25, 31, 32, 37, 43, 50, 54, 55, 61	V _{CC}	Positive Power Supply	
7	SD+	Positive Data Input. 9.953Gbps serial data stream, CML.	
8	SD-	Negative Data Input. 9.953Gbps serial data stream, CML.	
10	SCLK+	Positive Serial Clock Input. 9.953GHz, CML.	
11	SCLK-	Negative Serial Clock Input. 9.953GHz, CML.	
14	PCLK-	Negative Parallel Clock Output, 622.08MHz, LVDS.	

MAX3950

MAX3950

PIN	NAME	FUNCTION
15	PCLK+	Positive Parallel Clock Output, 622.08MHz, LVDS.
19, 21, 23, 27, 29, 38, 40, 44, 46, 48, 56, 58, 62, 64, 66, 3	PD0- to PD15-	Negative Parallel Data Output, 622.08Mbps, LVDS.
20, 22, 24, 28, 30, 39, 41, 45, 47, 49, 57, 59, 63, 65, 67, 4	PD0+ to PD15+	Positive Parallel Data Output, 622.08Mbps, LVDS.
EP	Exposed Pad	Ground. This must be soldered to the circuit board ground for proper thermal and electrical operation. See <i>Layout Considerations</i> .
CP	Corner Pins	Ground. The corner pins are connected to the exposed pad through the lead frame. If the corner pins are not soldered to the same node as the exposed pad, ensure that the solder mask is located below them so that unintentional connections do not occur.




Figure 4. Functional Block Diagram

Detailed Description

The MAX3950 deserializer implements a shift-registerbased demultiplexer to convert 9.953Gbps serial data to 16-bit wide, 622.08Mbps parallel data (Figure 4). The allocation of the serial input bits to the parallel LVDS outputs is displayed in Figure 5.

Applications Information

Low-Voltage Differential-Signal Outputs

The MAX3950 features LVDS outputs for interfacing with high-speed digital circuitry. This LVDS implementation is based on the IEEE 1596.3 LVDS reduced-

range link specification and is compatible with OIF 1999.102. Note that the PCLK polarity on the MAX3950 is inverted relative to OIF 1999.102, so that PCLK+ is equivalent to RXCLK_N and PCLK- is equivalent to RXCLK_P.

Pin Description (continued)

The MAX3950 uses 300mVp-p to 500mVp-p differential low-voltage swings to achieve fast transition times, minimize power dissipation, and improve noise immunity. The parallel clock and data LVDS outputs (PCLK+, PCLK-, PD_+, PD_-) require 100 Ω differential DC termination between the inverting and noninverting outputs for proper operation. Do not terminate these outputs to ground. For more information on interfacing with the






Figure 5. Timing Diagram




Figure 6. CML Input Model

LVDS outputs, refer to Maxim Application Note *HFAN- 1.0 Interfacing Between CML, PECL, and LVDS.*

Current Mode Logic (CML) Inputs

The differential serial inputs to the MAX3950 are CML and have an input impedance of 50Ω on each of the complementary inputs. For more information on interfacing with the CML inputs, refer to Maxim Application Note *HFAN-1.0 Interfacing Between CML, PECL, and LVDS*.

Interface Models

Figures 6 and 7 show the typical input/output models for the MAX3950 deserializer.

Layout Considerations


For best performance, use good high-frequency layout techniques. Filter voltage supplies, keep ground connections short, and use multiple vias where possible. Use controlled-impedance transmission lines to interface with the MAX3950's high-speed inputs and outputs. Power-supply decoupling should be placed as close to V_{CC} as possible. To reduce feedthrough, take care to isolate the input signals from the output signals.

MAX3950

 V_{CC} PD_+ PD_ ////XI/// MAX3950

Figure 7. LVDS Output Model


MAX3950



Chip Information



Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2000 Maxim Integrated Products

9

MAXIM is a registered trademark of Maxim Integrated Products.